Testing for Small-Delay Defects in Nanoscale CMOS Integrated Circuits

Testing for Small-Delay Defects in Nanoscale CMOS Integrated Circuits
Author :
Publisher : CRC Press
Total Pages : 266
Release :
ISBN-10 : 9781351833707
ISBN-13 : 1351833707
Rating : 4/5 (707 Downloads)

Book Synopsis Testing for Small-Delay Defects in Nanoscale CMOS Integrated Circuits by : Sandeep K. Goel

Download or read book Testing for Small-Delay Defects in Nanoscale CMOS Integrated Circuits written by Sandeep K. Goel and published by CRC Press. This book was released on 2017-12-19 with total page 266 pages. Available in PDF, EPUB and Kindle. Book excerpt: Advances in design methods and process technologies have resulted in a continuous increase in the complexity of integrated circuits (ICs). However, the increased complexity and nanometer-size features of modern ICs make them susceptible to manufacturing defects, as well as performance and quality issues. Testing for Small-Delay Defects in Nanoscale CMOS Integrated Circuits covers common problems in areas such as process variations, power supply noise, crosstalk, resistive opens/bridges, and design-for-manufacturing (DfM)-related rule violations. The book also addresses testing for small-delay defects (SDDs), which can cause immediate timing failures on both critical and non-critical paths in the circuit. Overviews semiconductor industry test challenges and the need for SDD testing, including basic concepts and introductory material Describes algorithmic solutions incorporated in commercial tools from Mentor Graphics Reviews SDD testing based on "alternative methods" that explores new metrics, top-off ATPG, and circuit topology-based solutions Highlights the advantages and disadvantages of a diverse set of metrics, and identifies scope for improvement Written from the triple viewpoint of university researchers, EDA tool developers, and chip designers and tool users, this book is the first of its kind to address all aspects of SDD testing from such a diverse perspective. The book is designed as a one-stop reference for current industrial practices, research challenges in the domain of SDD testing, and recent developments in SDD solutions.


Testing for Small-Delay Defects in Nanoscale CMOS Integrated Circuits Related Books

Testing for Small-Delay Defects in Nanoscale CMOS Integrated Circuits
Language: en
Pages: 266
Authors: Sandeep K. Goel
Categories: Technology & Engineering
Type: BOOK - Published: 2017-12-19 - Publisher: CRC Press

DOWNLOAD EBOOK

Advances in design methods and process technologies have resulted in a continuous increase in the complexity of integrated circuits (ICs). However, the increase
Testing for Small-Delay Defects in Nanoscale CMOS Integrated Circuits
Language: en
Pages: 240
Authors: Sandeep K. Goel
Categories: Technology & Engineering
Type: BOOK - Published: 2017-12-19 - Publisher: CRC Press

DOWNLOAD EBOOK

Advances in design methods and process technologies have resulted in a continuous increase in the complexity of integrated circuits (ICs). However, the increase
Nanopatterning and Nanoscale Devices for Biological Applications
Language: en
Pages: 422
Authors: Seila Šelimović
Categories: Medical
Type: BOOK - Published: 2017-12-19 - Publisher: CRC Press

DOWNLOAD EBOOK

Nanoscale techniques and devices have had an explosive influence on research in life sciences and bioengineering. Reflecting this influence, Nanopatterning and
Physical Design for 3D Integrated Circuits
Language: en
Pages: 416
Authors: Aida Todri-Sanial
Categories: Technology & Engineering
Type: BOOK - Published: 2017-12-19 - Publisher: CRC Press

DOWNLOAD EBOOK

Physical Design for 3D Integrated Circuits reveals how to effectively and optimally design 3D integrated circuits (ICs). It also analyzes the design tools for 3
Design of 3D Integrated Circuits and Systems
Language: en
Pages: 328
Authors: Rohit Sharma
Categories: Technology & Engineering
Type: BOOK - Published: 2018-09-03 - Publisher: CRC Press

DOWNLOAD EBOOK

Three-dimensional (3D) integration of microsystems and subsystems has become essential to the future of semiconductor technology development. 3D integration req