Thermal Management of Die Stacking Architecture that Includes Memory and Logic Processor

Thermal Management of Die Stacking Architecture that Includes Memory and Logic Processor
Author :
Publisher : ProQuest
Total Pages :
Release :
ISBN-10 : 0542810670
ISBN-13 : 9780542810671
Rating : 4/5 (671 Downloads)

Book Synopsis Thermal Management of Die Stacking Architecture that Includes Memory and Logic Processor by : Bhavani Prasad Dewan Sandur

Download or read book Thermal Management of Die Stacking Architecture that Includes Memory and Logic Processor written by Bhavani Prasad Dewan Sandur and published by ProQuest. This book was released on 2006 with total page pages. Available in PDF, EPUB and Kindle. Book excerpt: This thesis focuses on carrying out a parametric study of stacking memory and the logic processor on the same substrate. In present technologies, logic processor and memory packages are located side-by-side on the board or they are packaged separately and then stacked on top of each other (Package-on-package [PoP]). Mixing memory and logic processor in the same stack has advantage and challenges, but requires the integration ability of economies-of-scale. The technology needed for packaging memory and logic dice on the same substrate is completely different as compared to packaging only memory dice or logic dice, or, packaging memory and logic separately and creating a single functional package [PoP]. Geometries needed were generated by using Pro/EngineerRTM Wildfire(TM) 2.0 as a Computer-Aided-Design (CAD) tool and were transferred to ANSYSRTM Workbench(TM) 10.0, where meshed analysis was conducted. Package architectures evaluated were rotated stack, staggered stack utilizing redistributed pads, and stacking with spacers, while all other parameters were held constant. The values of these parameters were determined to give a junction temperature of 100°C, which is an unacceptable value due to wafer level electromigration. A discussion is presented as to what parameters need to be adjusted in order to meet the required thermal design specification. In that light, a list of solutions consisting of increasing the heat transfer co-efficient on top of the package, the use of underfill, improved thermal conductivity of the PCB, and the use of a copper heat spreader were evaluated. Results are evaluated in the light of market segment requirements. (Abstract shortened by UMI.).


Thermal Management of Die Stacking Architecture that Includes Memory and Logic Processor Related Books

Thermal Management of Die Stacking Architecture that Includes Memory and Logic Processor
Language: en
Pages:
Authors: Bhavani Prasad Dewan Sandur
Categories: Mechanical engineering
Type: BOOK - Published: 2006 - Publisher: ProQuest

DOWNLOAD EBOOK

This thesis focuses on carrying out a parametric study of stacking memory and the logic processor on the same substrate. In present technologies, logic processo
Proceedings of the ASME Heat Transfer Division
Language: en
Pages: 682
Authors:
Categories: Combustion
Type: BOOK - Published: 2007 - Publisher:

DOWNLOAD EBOOK

Die-stacking Architecture
Language: en
Pages: 113
Authors: Yuan Xie
Categories: Technology & Engineering
Type: BOOK - Published: 2022-05-31 - Publisher: Springer Nature

DOWNLOAD EBOOK

The emerging three-dimensional (3D) chip architectures, with their intrinsic capability of reducing the wire length, promise attractive solutions to reduce the
Handbook of 3D Integration, Volume 4
Language: en
Pages: 655
Authors: Paul D. Franzon
Categories: Technology & Engineering
Type: BOOK - Published: 2019-01-25 - Publisher: John Wiley & Sons

DOWNLOAD EBOOK

This fourth volume of the landmark handbook focuses on the design, testing, and thermal management of 3D-integrated circuits, both from a technological and mate
Vertical 3D Memory Technologies
Language: en
Pages: 466
Authors: Betty Prince
Categories: Technology & Engineering
Type: BOOK - Published: 2014-08-13 - Publisher: John Wiley & Sons

DOWNLOAD EBOOK

The large scale integration and planar scaling of individual system chips is reaching an expensive limit. If individual chips now, and later terrabyte memory bl